International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 98 - Issue 21 |
Published: July 2014 |
Authors: Nishan Singh, Mandeep Kaur, Amardeep Singh, Puneet Jain |
![]() |
Nishan Singh, Mandeep Kaur, Amardeep Singh, Puneet Jain . An Efficient Full Adder Design using Different Logic Styles. International Journal of Computer Applications. 98, 21 (July 2014), 38-41. DOI=10.5120/17310-7786
@article{ 10.5120/17310-7786, author = { Nishan Singh,Mandeep Kaur,Amardeep Singh,Puneet Jain }, title = { An Efficient Full Adder Design using Different Logic Styles }, journal = { International Journal of Computer Applications }, year = { 2014 }, volume = { 98 }, number = { 21 }, pages = { 38-41 }, doi = { 10.5120/17310-7786 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2014 %A Nishan Singh %A Mandeep Kaur %A Amardeep Singh %A Puneet Jain %T An Efficient Full Adder Design using Different Logic Styles%T %J International Journal of Computer Applications %V 98 %N 21 %P 38-41 %R 10.5120/17310-7786 %I Foundation of Computer Science (FCS), NY, USA
The paper discusses a comparative study of full adders with various logic style of designing. Logic style affects the switching capacitance, transition activity, short circuit current and delay. Various logic styles have been compared taking full adder as a reference circuit and power dissipation and delay as reference parameters. Simulation results of all the full adders at technologies of 180nm, 90nm, 45nm of CMOS process have been provided. It is observed that less power is consumed in the Transmission based full adder than the Convention full adder and Pass Transistor full adder.