International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 95 - Issue 23 |
Published: June 2014 |
Authors: Preeti Punia, Rouble, Neeraj Kr. Shukla, Mandeep Singh |
![]() |
Preeti Punia, Rouble, Neeraj Kr. Shukla, Mandeep Singh . Minimizing Skew and Delay with Buffer Resizing and Relocation during Clock Tree Synthesis. International Journal of Computer Applications. 95, 23 (June 2014), 30-35. DOI=10.5120/16737-7023
@article{ 10.5120/16737-7023, author = { Preeti Punia,Rouble,Neeraj Kr. Shukla,Mandeep Singh }, title = { Minimizing Skew and Delay with Buffer Resizing and Relocation during Clock Tree Synthesis }, journal = { International Journal of Computer Applications }, year = { 2014 }, volume = { 95 }, number = { 23 }, pages = { 30-35 }, doi = { 10.5120/16737-7023 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2014 %A Preeti Punia %A Rouble %A Neeraj Kr. Shukla %A Mandeep Singh %T Minimizing Skew and Delay with Buffer Resizing and Relocation during Clock Tree Synthesis%T %J International Journal of Computer Applications %V 95 %N 23 %P 30-35 %R 10.5120/16737-7023 %I Foundation of Computer Science (FCS), NY, USA
Rapidly increasing design complexity due to small size and higher speed, results in the problem of clock skew and insertion delay. These are the two important parameters which should be considered for successful completion of the design. In this work, a method for minimizing clock skew by buffer insertion and resize is proposed. Clock skew will be minimized during post-CTS timing analysis after placement of standard cells during physical implementation of the design. Also, buffer relocation method is used for minimizing the delay of the cells. Simulations were carried out on EDA tools and results show that overall skew is improved by 23. 95% and delay is improved by 19. 50%.