Research Article

Built in Self-Test for 4 × 4 Signed and Unsigned Multipliers in FPGA

by  Shrikant Vaishnav, Puran Gaur, Braj Bihari Soni
journal cover
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 95 - Issue 16
Published: June 2014
Authors: Shrikant Vaishnav, Puran Gaur, Braj Bihari Soni
10.5120/16681-6792
PDF

Shrikant Vaishnav, Puran Gaur, Braj Bihari Soni . Built in Self-Test for 4 × 4 Signed and Unsigned Multipliers in FPGA. International Journal of Computer Applications. 95, 16 (June 2014), 30-35. DOI=10.5120/16681-6792

                        @article{ 10.5120/16681-6792,
                        author  = { Shrikant Vaishnav,Puran Gaur,Braj Bihari Soni },
                        title   = { Built in Self-Test for 4 × 4 Signed and Unsigned Multipliers in FPGA },
                        journal = { International Journal of Computer Applications },
                        year    = { 2014 },
                        volume  = { 95 },
                        number  = { 16 },
                        pages   = { 30-35 },
                        doi     = { 10.5120/16681-6792 },
                        publisher = { Foundation of Computer Science (FCS), NY, USA }
                        }
                        %0 Journal Article
                        %D 2014
                        %A Shrikant Vaishnav
                        %A Puran Gaur
                        %A Braj Bihari Soni
                        %T Built in Self-Test for 4 × 4 Signed and Unsigned Multipliers in FPGA%T 
                        %J International Journal of Computer Applications
                        %V 95
                        %N 16
                        %P 30-35
                        %R 10.5120/16681-6792
                        %I Foundation of Computer Science (FCS), NY, USA
Abstract

Built in self-test (BIST) is a technique or a method which allow the circuit to test itself. BIST increases the controllability and observability of integrated circuit therefore it is easier to apply inputs and then detect faults from it [11]. BIST also decreases the time of testing integrated circuits & gives very high fault coverage. Therefore in many ways BIST help us in detecting fault in integrated circuits. This paper presents an efficient fault detection algorithm for 4 × 4 signed & unsigned multiplier in field programmable gate array (FPGA). These techniques were successfully applied on booth, braun & unsigned array multipliers.

References
  • Voyiatzis, C. Efstathiou, H. Antonopoulou ,A. Milidonis,"Arithmetic module-based built in self-test architecture for two-pattern testing "ISSN 1751-8601,IET,2012
  • Micheal A . Lusco , Justin l. Dailey & Charles E. Stroud," Built in Self-Test for Multiplier I Altera Cyclone II FPGA" ,ISSN:0094-2898,IEEE,2011
  • Jamuna. s and VK Agrawal, "Vhdl Implementation of BIST Controller",ISSN 1751-8601, IET,2011
  • Mohsen Amiri Farahani,Sasid Mirzaei,Hossein Amiri Farahani, "Implementation of a Reconfigurable Architecture of Discrete Wavelet Transform With Three Types of Multipliers on FPGA", ISSN:0840-7789, IEEE,2011
  • Mary D. Pulukuri, George J. Starr, and Charles E. Stroud, "On Built-In Self-Test For Multipliers" ISBN: 978-1-4244-5854-7,IEEE,2010
  • Mary D. Pulukuri, George J. Starr, and Charles E. Stroud, "Built-In Self-Test of Digital Signal Processors in Virtex-4 FPGAs" ISBN: 978-1-4244-3325-4,IEEE,2009
  • Xu, Q. , Nicolici, N "DFT infrastructure for broadside two-pattern test of core-based SOC"', IEEE Trans. , 2006, 55, (4),pp. 470–485
  • Bhunia, S. , Mahmoodi, H. , Raychowdhury, A. , Roy, K "Arbitrary two pattern delay testing using a low-overhead supply gating technique",J. Electron. Test. , Theory Appl. Arch. , 2008, 24, (6), pp. 577–590
  • Samir Palnitkar "Verilog HDL: A Guide to Digital Design & Synthesis", ISBN: 978-81-775-8918-4
  • Charles E. Stroud "A Designer's Guide to Built-in Self -Test", ISBN: 1-4020-7050-0
  • Parag K. Lala "An Introduction to Logic Circuit Testing", ISBN:978-15-982-9350-0
Index Terms
Computer Science
Information Sciences
No index terms available.
Keywords

Built In Self-Test Multiplier FPGA Test Pattern Generator DSP Output Response Analyzer Booth Braun Unsigned Array Verilog HDL Altera.

Powered by PhDFocusTM