Abstract

Reversible logic synthesis techniques will definitely be a necessary part of the long-term future of computing. The paper introduces the design of a new reversible logic module (RLM) with three versions I, II, and III. It is universal in two arguments. A proposed design of reversible programmable gate array (RPGA) based on the new (RLM) is presented. It is superior to previous types of (RPGA) structures in that the same type of reversible logic modules is used in the implementation of the entire circuit. Symmetric and no symmetric functions can be realized by the proposed (RPGA). Synthesizing reversibly the logic functions using this method is good for multi-output functions as well as it can be extended to incompletely specified functions.

References

• Landauer, R. 1961. Irreversibility and heat generation in the computing process. IBM J. of Research and Development, vol. 5, no. 3, 183-191.
• Dueck, G. W. and Maslov, D. 2003. Reversible function synthesis with minimum garbage outputs. Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technologies (RM), Trier, Germany, March 2003, pp. 154-161.
• Maslov, D. and Dueck, G. W. 2003. Garbage in reversible designs of multiple output functions. Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technologies (RM), Trier, Germany, March 2003, pp. 162-170.
• Bennet, C. H. 1973. Logical reversibility of computation. IBM J. of Research and Development, 17 (November 1973), 525-532.
• Maslov, D. , Dueck, G. W. , and Miller, D. M. 2005 Synthesis of Fredkin-Toffoli reversible networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, (June 2005), 765-769.
• Lukac, M. , Pivtoraiko, M. , Mishchenko, A. , and Perkowski, M. 2002. Automated synthesis of generalized reversible cascades using genetic algorithms. Proceedings of 5th International Workshop on Boolean Problems, Freiburg, Germany, 19-20 September 2002, pp. 33-45.
• Thapliyal, H. , Kotival, S. , and Srinivas, M. B. 2006. Novel BCD adders and their reversible logic implementation for IEEE 754r format. Proceedings of the IEEE 19th International Conference on VLSI Design (VLSID'06), Hyderabad, India, 4-7 January 2006, pp. 387-392.
• Al-Rabadi, A. N. 2004. Reversible logic synthesis: from fundamentals to quantum computing. Springer-Verlag.
• Perkowski, M. , Kerntopf, P. , Buller, A. , Chrzanowska-Jeske, M. , Mishchenko, A. , Song, X. , Al-Rabadi, A. , Jozwiak, L. , Coppola, A. , and Massery, B. 2001. Regularity and symmetry as a base for efficient realization of reversible logic circuits. Proceedings of IWLS'01, Lake Tahoe, California, USA, 12-15 June 2001, pp. 90-95.
• Perkowski, M. , Kerntopf, P. , Buller, A. , Chrzanowska-Jeske, M. , Mishchenko, A. , Song, X. , Al-Rabadi, A. , Jozwiak, L. , Coppola, A. , and Massery, B. 2001. Regular realization of symmetric functions using reversible logic. Proceedings of EUROMICRO Symposium on Digital Systems Design (Euro-Micro'01), Warsaw, Poland, September 2001, pp. 245-252.
• Wille, R. , and Drechsler, R. 2010. Towards a design flow for reversible logic. Springer Science + Business Media B. V.
• Al-Rabadi, A. N. 2005. Three dimensional lattice logic circuits, part III: solving 3D volume congestion problem. Facta Universitatis, University of Nis, Serbia, vol. 18, no. 1, April 2005, pp. 29-43.