International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 86 - Issue 4 |
Published: January 2014 |
Authors: Amandeep Singh, P. Mohan Kumar, Mohinder Bassi |
![]() |
Amandeep Singh, P. Mohan Kumar, Mohinder Bassi . Strategies and Techniques for Optimizing Power in BIST: A Review. International Journal of Computer Applications. 86, 4 (January 2014), 38-42. DOI=10.5120/14976-3175
@article{ 10.5120/14976-3175, author = { Amandeep Singh,P. Mohan Kumar,Mohinder Bassi }, title = { Strategies and Techniques for Optimizing Power in BIST: A Review }, journal = { International Journal of Computer Applications }, year = { 2014 }, volume = { 86 }, number = { 4 }, pages = { 38-42 }, doi = { 10.5120/14976-3175 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2014 %A Amandeep Singh %A P. Mohan Kumar %A Mohinder Bassi %T Strategies and Techniques for Optimizing Power in BIST: A Review%T %J International Journal of Computer Applications %V 86 %N 4 %P 38-42 %R 10.5120/14976-3175 %I Foundation of Computer Science (FCS), NY, USA
Power dissipation is a challenging problem in current VLSI designs. In general the power consumption of device is more in the testing mode than in the normal system operation. Built in self test (BIST) and scan-based BIST are the techniques used for testing and detecting the faulty components in the VLSI circuit. Linear Feedback Shift Register (LFSR) in BIST generates pseudo-random patterns for detecting the faults, increasing the power consumption during testing, boosting the need to add power optimizations to BIST pattern generators. This paper identifies the different techniques to modify the BIST architecture thereby finding an optimal choice to reduce power consumption without compromising upon fault coverage.