Research Article
Energy Efficient Design of Static Asymmetric Low Swing On-Chip Interconnect Circuits
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 80 - Issue 15 |
| Published: October 2013 |
| Authors: S. Rajendar, P. Chandrasekhar, M. Asha Rani, B. K. Pradeep Kumar Reddy |
10.5120/13940-1927
|
S. Rajendar, P. Chandrasekhar, M. Asha Rani, B. K. Pradeep Kumar Reddy . Energy Efficient Design of Static Asymmetric Low Swing On-Chip Interconnect Circuits. International Journal of Computer Applications. 80, 15 (October 2013), 33-35. DOI=10.5120/13940-1927
@article{ 10.5120/13940-1927,
author = { S. Rajendar,P. Chandrasekhar,M. Asha Rani,B. K. Pradeep Kumar Reddy },
title = { Energy Efficient Design of Static Asymmetric Low Swing On-Chip Interconnect Circuits },
journal = { International Journal of Computer Applications },
year = { 2013 },
volume = { 80 },
number = { 15 },
pages = { 33-35 },
doi = { 10.5120/13940-1927 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2013
%A S. Rajendar
%A P. Chandrasekhar
%A M. Asha Rani
%A B. K. Pradeep Kumar Reddy
%T Energy Efficient Design of Static Asymmetric Low Swing On-Chip Interconnect Circuits%T
%J International Journal of Computer Applications
%V 80
%N 15
%P 33-35
%R 10.5120/13940-1927
%I Foundation of Computer Science (FCS), NY, USA
Abstract
In this paper, an energy efficient design of asymmetric high performance low swing CMOS driver receiver pair for driving global on-chip interconnects is proposed. The design is implemented on 90nm CMOS technology using HSPICE. The proposed CMOS driver receiver pair reduces the power by 35. 45% as compared to the static driver with conventional level converter (CLC). The design is also compared with the asymmetric source follower driver with level converter (ASDLC), which results in high performance and low power consumption with reduced circuit complexity.
References
- H. Zhang, V. George, and J. M. Rabaey, "Low-swing on-chip signaling techniques: Effectiveness and robustness," IEEE Transactions on Very Large Scale Integration Systems, Vol. 8, No. 3, pp. 264–272, Jun. 2000.
- D. Liu, et al. "Power consumption estimation in CMOS VLSI chips", IEEE Journal of Solid-State Circuits, vol. 29, pp. 663–670, June 1994.
- J. Rabaey, A. Chandarkasan, and B. Nikolic, Digital Integrated Circuits. Englewood Cliffs, NJ: Prentice-Hall, 2003.
- W. Dally and J. Poulton, Digital Systems Engineering, Cambridge, MA: Cambridge University Press, 1998.
- J. C. García, J. A. Montiel-Nelson, and S. Nooshabadi, "CMOS Driver-Receiver Pair for Low Swing Signaling for Low Energy On-Chip Interconnects", IEEE Transactions on Very Large Scale Integration Systems, Vol. 17, No. 2, February 2009.
- Hui Zhang, Jan Rabaey, "Low Swing Interconnect Interface Circuits", International Symposium on Low Power Electronics and Design, pp 161-168, August 1998.
- M. Ferretti and P. A. Beerel, "Low swing signaling using a dynamic diode connected driver," in Proceedings of Solid-State Circuits Conf. , Villach, Austria, Sep. 2001, pp. 369–372.
- S. H. Kulkarni, D. Sylvester, "High Performance Level Conversion for Dual VDD Design," IEEE Transactions on VLSI Systems. , vol. 12, no. 9, pp. 926–936, Sep. 2004.
Index Terms
Keywords