International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 72 - Issue 11 |
Published: June 2013 |
Authors: Shwetambhri Kaushal, Vemu Sulochan |
![]() |
Shwetambhri Kaushal, Vemu Sulochan . Delay Minimization in Multi Level Balanced Interconnect Tree. International Journal of Computer Applications. 72, 11 (June 2013), 7-11. DOI=10.5120/12536-9023
@article{ 10.5120/12536-9023, author = { Shwetambhri Kaushal,Vemu Sulochan }, title = { Delay Minimization in Multi Level Balanced Interconnect Tree }, journal = { International Journal of Computer Applications }, year = { 2013 }, volume = { 72 }, number = { 11 }, pages = { 7-11 }, doi = { 10.5120/12536-9023 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2013 %A Shwetambhri Kaushal %A Vemu Sulochan %T Delay Minimization in Multi Level Balanced Interconnect Tree%T %J International Journal of Computer Applications %V 72 %N 11 %P 7-11 %R 10.5120/12536-9023 %I Foundation of Computer Science (FCS), NY, USA
This paper presents an effective approach to estimate tree interconnect delays in VLSI circuit designs in deep submicron technologies at high frequencies. In this paper, a symmetrical multi-level interconnect tree network topology has been taken up which consists of elementary resistance, inductance in series with capacitance in parallel. A precise method of modeling symmetrical T-tree interconnect network is effectively examined in this paper. By moment matching fine results are obtained at frequencies as high as 2 GHz at 180 nm technology node.