Research Article
Article:Generating Boolean SAT based Test Pattern Generation using Multi-objective Genetic Algorithm
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 6 - Issue 8 |
| Published: September 2010 |
| Authors: Ms.Sangeeta, Mr.Vinay Chopra, Mr.H.P.S.Dhami |
10.5120/1099-1438
|
Ms.Sangeeta, Mr.Vinay Chopra, Mr.H.P.S.Dhami . Article:Generating Boolean SAT based Test Pattern Generation using Multi-objective Genetic Algorithm. International Journal of Computer Applications. 6, 8 (September 2010), 1-4. DOI=10.5120/1099-1438
@article{ 10.5120/1099-1438,
author = { Ms.Sangeeta,Mr.Vinay Chopra,Mr.H.P.S.Dhami },
title = { Article:Generating Boolean SAT based Test Pattern Generation using Multi-objective Genetic Algorithm },
journal = { International Journal of Computer Applications },
year = { 2010 },
volume = { 6 },
number = { 8 },
pages = { 1-4 },
doi = { 10.5120/1099-1438 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2010
%A Ms.Sangeeta
%A Mr.Vinay Chopra
%A Mr.H.P.S.Dhami
%T Article:Generating Boolean SAT based Test Pattern Generation using Multi-objective Genetic Algorithm%T
%J International Journal of Computer Applications
%V 6
%N 8
%P 1-4
%R 10.5120/1099-1438
%I Foundation of Computer Science (FCS), NY, USA
Abstract
This paper presents a brief introduction to multi-objective genetic algorithms and FPGAs[5][9]. In this paper we have discussed that how test pattern generation method can be formulated in terms of CNF form [2]and this CNF form can be used to generate test patterns using genetic algorithm. We have proposed that by applying a multi-objective genetic algorithm on this CNF form we can increase number of instances to satisfy boolean equation.
References
- P. Goel, An Implicit Enumeration Algorithm to Generate Test for Combinational Circuits," IEEE Trans.on Computers, pp. 215,222, March 1981
- V. Sivaramalcrishnan Sharad C.Seth Parallel Test Pattern Generation Using Boolean Satisfiability TH0340-0/0000/00 1991 IEEE Multi-objective optimization is that in which we have to optimize multiple objectives. So this field can be applied to various SAT instances to increase the efficiency of test generation.
- Tracy Larrabee, member IEEE 1992 “Test Pattern Generation using Boolean Satisfiability” IEEE Transactions on Computer-Aided Design, VOL. 11, NO. 1, January 1992
- Carlos M. Fonsecay and Peter J. Flemingz “An Overview of Evolutionar Algorithms inMultiobjectiveOptimization”, April 7,1995
- Paolo Prinetto, Maurizio Rebaudengo, and Matteo Soriza “GATTO: A Genetic Algorithm for Automatic Test Pattern Generation for Large Synchronous Sequential Circuits” IEEE TRANSACTIOIVS ON COMPUTER-AIDED DESIGN , VOL. 15, NO. 8, AUGUST 1996
- V. Rajesh, Ajai Jain “Automatic Test Pattern Generation for Sequential Circuits Using Genetic Algorithms” 1063-9667/9 IEEE 1997
- Yong Chang Kim and Kewal K. Saluja“ Sequential test generators: past, present and future “Integration,the VLSI Journal Volume 26,Issues 1-2,1 ,Pages 41-54 December 1998
- Carlos A Coello Coello., “A Comparative survey of Evolutionary based Multiobjective Optimization” December 1998
- Li Shen “Genetic Algorithm Based Test Generation for Sequential Circuits” Institute of Computing Technology, Beijing May 2000
- Ying Gao Lei Shi Pingjin Yao ”Study on Multi-Objective Genetic Algorithm” July,2000
- Arslan, T. Horrocks, D.H. Ozdemir, E. Sch. of Eng., Univ. of Wales Coll. of Cardiff “Structural synthesis of cell-based VLSI circuits using a multi-objective genetic algorithm “ Electronics Letter Volume: 32 Issue 7 ,651 - 652 ISSN: 0013-5194 ,06 August 2002
- Gregor Papa ,Tomasz Garbolino ,Franc Novak ,Andrzej H lawiczka Deterministic Test Pattern Generator Design With Genetic Algorithm Approach Journal of ELECTRICAL ENGINEERING,VOL.58,NO.3,121–127,2007
- Charles Stroud, John Sunwoo, Srinivas Garimella, and Jonathan Harris Built-In Self-Test for System-on-Chip: A Case Study0-7803-8580-2/copyright IEEE 2004
- Michael S. Hsiao Virginia Tech, Blacksburg, Virginia VLSI Principles And Architecture , Pages 161-262 2006
- S.Jayanthy M.C.Bhuvaneswari Sri Ramakrishna Engineering College, Coimbatore, India P.S.G. College Of Technology, Coimbatore, India “Simulation Based ATPG for Crosstalk Delay Faults in VLSI circuits using Genetic Algorithm ICGST- AIML journal, ISSN: 1687-4846, Volume 9,Issue2,December,2009
Index Terms
Keywords