Research Article
Quantum Cost Realization of Reversible Barrel Shifter
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 59 - Issue 14 |
| Published: December 2012 |
| Authors: Sagarkumar Buyya, Chaya J. Bhavi |
10.5120/9615-4250
|
Sagarkumar Buyya, Chaya J. Bhavi . Quantum Cost Realization of Reversible Barrel Shifter. International Journal of Computer Applications. 59, 14 (December 2012), 9-11. DOI=10.5120/9615-4250
@article{ 10.5120/9615-4250,
author = { Sagarkumar Buyya,Chaya J. Bhavi },
title = { Quantum Cost Realization of Reversible Barrel Shifter },
journal = { International Journal of Computer Applications },
year = { 2012 },
volume = { 59 },
number = { 14 },
pages = { 9-11 },
doi = { 10.5120/9615-4250 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2012
%A Sagarkumar Buyya
%A Chaya J. Bhavi
%T Quantum Cost Realization of Reversible Barrel Shifter%T
%J International Journal of Computer Applications
%V 59
%N 14
%P 9-11
%R 10.5120/9615-4250
%I Foundation of Computer Science (FCS), NY, USA
Abstract
This paper presents an efficient design of a reversible barrel shifter. It has also been shown that the new circuit outperforms the previously proposed one in terms of number of gates, number of garbage outputs, delay and quantum cost.
References
- Rolf Landauer, "Irreversibility and Heat Generation in the Computing Process. "
- C. H. Bennett, "Logical reversibility of computation".
- Gorgin, S. ; Kaivani, A, "Reversible Barrel Shifters," Computer System and applications,
- E. Fredkin, T. Toffoli, Conservative logic.
- Edward Fredkin and Tommaso Toffoli, "Conservative Logic,"
- Wayne Wolf , Modern VLSI design.
- Paul Gigliotti, Implementing Barrel Shifters Using Multipliers, XAPP19.
- Pillmeier, Matthew R. ;Schulte, Michael J. ;Walters, Eugene G. , "Design alternatives for barrel shifters, ".
- Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Ahsan Raja Chowdhury and Syed Mostahed Ali Chowdhury, "Reversible Logic Synthesis for Minimization of Full-adder Circuit
- Ashis Kumer Biswas, Lafifa Jamal and Hafiz Md. Hasan Babu, "An Efficient Design of Parallel Loading Shift Register Using Reversible Flip-Flops".
- Ashis Kumer Biswas, Md. Mahmudul Hasan, Ahsan Raja Chowdhury, Hafiz Md. Hasan Babu, "Efficient approaches for designing reversible binary coded decimal adders".
Index Terms
Keywords