Research Article
VLSI Architecture of Digital Auditory Filter for Speech Processor of Cochlear Implant
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 39 - Issue 7 |
| Published: February 2012 |
| Authors: K. Rajalakshmi, A. Kandaswamy |
10.5120/4832-7090
|
K. Rajalakshmi, A. Kandaswamy . VLSI Architecture of Digital Auditory Filter for Speech Processor of Cochlear Implant. International Journal of Computer Applications. 39, 7 (February 2012), 19-22. DOI=10.5120/4832-7090
@article{ 10.5120/4832-7090,
author = { K. Rajalakshmi,A. Kandaswamy },
title = { VLSI Architecture of Digital Auditory Filter for Speech Processor of Cochlear Implant },
journal = { International Journal of Computer Applications },
year = { 2012 },
volume = { 39 },
number = { 7 },
pages = { 19-22 },
doi = { 10.5120/4832-7090 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2012
%A K. Rajalakshmi
%A A. Kandaswamy
%T VLSI Architecture of Digital Auditory Filter for Speech Processor of Cochlear Implant%T
%J International Journal of Computer Applications
%V 39
%N 7
%P 19-22
%R 10.5120/4832-7090
%I Foundation of Computer Science (FCS), NY, USA
Abstract
Digital VLSI implementation of an auditory filter for speech processor of cochlear implant (CI) is proposed. Optimized design for hardware implementation of the filter with respect to area, power and speed is the significant criterion for the implementation of auditory filter for a CI. A digital filter is designed using the System Generator10.1 through the mathematical model of the FIR filter developed in Simulink using FDA tool. It is further downloaded onto the Spartan 3E FPGA Kit. Translation of the Simulink model into a hardware realization is done using system generator. Thus simulation is done both in the hardware and software environment. VHDL code for the filter is developed using the coefficients generated from FDA tool of System generator. The area, power and delay analysis for the design is done using SYNOPSYS Design Vision tool with 180micron technology.
References
- Mishra, A.,Hubbard, A.E “A cochlear filter implemented with a field-programmable gate array,” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions Volume 49, Issue 1, Jan.2002 Page(s):54 – 60.
- Rekha,V.Dundur, M.V.Latte, S.Y.Kulkarni, and M. K.Venkatesha, “Digital Filter for Cochlear Implant Implemented on a Field-Programmable Gate Array”, PWASET, Vol 33, Sep 2008, pp 468-472.
- Mahalakshmi.P., Reddy.M.R.,“Signal Analysis by using FIR Filter banks in Cochlear Implant Prostheses”, Proceedings of 2010 International Conference on Systems in Medicine and Biology 16-18 December 2010, IIT Kharagpur, India
- Philipos C. Loizou, “Signal Processing Techniques for Cochlear Implants”, IEEE Engg. in Medicine and Biology, 1999, pp 34- 45.
- Hanukumar.V., Seetha Ramaiah.P., “Digital Speech Processing Design for FPGA Architecture for Auditory Prostheses”,Journal of Computer Science And Engineering, Volume 6, Issue 1, March 2011.
- A. G. Katsiamis, E. M. Drakakis, and R. F. Lyon, “ A Practical Gammatone-Like Filters for Auditory Processing” Hindawi Publishing Corporation, EURASIP Journal on Audio, Speech, and Music Processing, Volume 2007, Article ID 63685, 15 pages,doi:10.1155/2007/63685
- M. Slaney, “An Efficient Implementation of the Patterson-Holdsworth Auditory Filter Bank,” Apple Computer Corporate Library, Apple Technical Report #35, 1993.
- M. P. Leong, Craig T. Jin and Philip H. W. Leong, “An FPGA-based Electronic Cochlea,” EURASIP Journal on Applied Signal Processing, no. 7, pp. 629-638, 2003.
Index Terms
Keywords