|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 39 - Issue 14 |
| Published: February 2012 |
| Authors: A. Ezhilarasi, M. Ramaswamy |
10.5120/4887-7375
|
A. Ezhilarasi, M. Ramaswamy . FPGA Implementation of Voltage Sharing Strategy for Series Connected SEPICS. International Journal of Computer Applications. 39, 14 (February 2012), 11-18. DOI=10.5120/4887-7375
@article{ 10.5120/4887-7375,
author = { A. Ezhilarasi,M. Ramaswamy },
title = { FPGA Implementation of Voltage Sharing Strategy for Series Connected SEPICS },
journal = { International Journal of Computer Applications },
year = { 2012 },
volume = { 39 },
number = { 14 },
pages = { 11-18 },
doi = { 10.5120/4887-7375 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2012
%A A. Ezhilarasi
%A M. Ramaswamy
%T FPGA Implementation of Voltage Sharing Strategy for Series Connected SEPICS%T
%J International Journal of Computer Applications
%V 39
%N 14
%P 11-18
%R 10.5120/4887-7375
%I Foundation of Computer Science (FCS), NY, USA
The paper orients to develop a strategy, with a view to ensure that the output voltage is equally shared among a number of Single Ended Primary Inductance Converters (SEPICs), in addition to ensuring regulation of the load voltage. It attempts to exploit the robustness of a Variable Structure Controller (VSC) to offset the circuit parasitic and extract a stable output irrespective of the variations in input voltage, circuit parameters and/or load. The methodology envisages characterizing the desired time response and acclaiming an acceptable steady state and transient results. It involves the use of a Field Programmable Gate Array (FPGA) to implement the proposed scheme and illustrate its practical viability. The performance evaluated through MATLAB based simulation is adequately validated using a suitable prototype to project its applicability over a preferred operating range.