International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 39 - Issue 11 |
Published: February 2012 |
Authors: Radwene Laajimi, Nawfil Gueddah, Mohamed Masmoudi |
![]() |
Radwene Laajimi, Nawfil Gueddah, Mohamed Masmoudi . A Novel Design Method of Two-Stage CMOS Operational Transconductance Amplifier used for Wireless Sensor Receiver. International Journal of Computer Applications. 39, 11 (February 2012), 1-11. DOI=10.5120/4861-7093
@article{ 10.5120/4861-7093, author = { Radwene Laajimi,Nawfil Gueddah,Mohamed Masmoudi }, title = { A Novel Design Method of Two-Stage CMOS Operational Transconductance Amplifier used for Wireless Sensor Receiver }, journal = { International Journal of Computer Applications }, year = { 2012 }, volume = { 39 }, number = { 11 }, pages = { 1-11 }, doi = { 10.5120/4861-7093 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2012 %A Radwene Laajimi %A Nawfil Gueddah %A Mohamed Masmoudi %T A Novel Design Method of Two-Stage CMOS Operational Transconductance Amplifier used for Wireless Sensor Receiver%T %J International Journal of Computer Applications %V 39 %N 11 %P 1-11 %R 10.5120/4861-7093 %I Foundation of Computer Science (FCS), NY, USA
Operational transconductance amplifier (OTA) is one of the most significant building-blocks in integrated discret-time filters used in analog to digital converter (ADC) for Sigma-delta converter. In this paper we designed a novel design method of two-stage CMOS amplifier in AMS 0.35?m technology. P-Spice simulation results confirm the proposed OTA circuit. In fact, we achieved a gain band width (GBW) equal to 55 MHz, Cut-off frequency of 85 KHz and 57 dB gain (Av). In addition our new method allowed us to reduce settling time (St) to 15.6 ns and a slew rate (SR) of 0.1 V/µs at ±1.5V supply voltage. Eventually we have also succeeded in reducing the average power consumption to 1.65 mW while driving 3 pF load capacitor.