Abstract

Steganography is the art of hiding information in a cover medium such that the existence of information is concealed. An image is a suitable cover medium for steganography because of its great amount of redundant spaces. One simple method of image steganography is the replacement of the least significant bit (LSB) of a cover image with a message bit. This represents a high embedding capacity but it is detectable by statistical analysis methods such as Regular-Singular (RS) and Chi-square analyses. Therefore, a new LSB algorithm is proposed here which can effectively resist statistical analysis. In this novel algorithm, every two sample’s LSB bits are combined using addition modulo 2 which is compared to the secret message. If these two values are not equal, their difference is added to the second sample. Otherwise, no change is made. This paper proposes a hardware realization of this new algorithm. Furthermore, two scalable pixel interleaver and novel message bit randomizer with two different stego-keys are designed. Pixel interleaver can improve resistance against visual analysis by random selection of pixels.

References

• Morkel, T., Eloff, JHP., and Olivier, MS., June/July 2005, "An Overview of Image Steganography," in HS Venter, JHP Eloff, L Labuschagne and MM Eloff (eds), Proceedings of the Fifth Annual Information Security South Africa Conference (ISSA2005), Sandton, South Africa.
• Bandyopadhyay, S.k., Bhattacharyya, D., Ganguly, D., Mukherjee, S., Das, D., 2008, “A Tutorial Review on Steganography” IC3, pp 105-114.
• Fridrich, J., Goljan, M., and Du, R., October-November 2001, “Detecting LSB Steganography in Color and Gray-Scale Images”, Magazine of IEEE Multimedia Special Issue on Security, pp. 22-28.
• Zhang, H.J., TANG, H.J., August 2007, “a Novel Image Steganography Algorithm Against Statistical Analysis” Proceedings of the Sixth International Conference on Machine Learning and Cybernetics, Hong Kong, IEEE pp 3884-3888.
• Amirtharajan, R., Bosco Balaguru, R.J., Ganesan, V., July 2010 “Design and Analysis of Prototype Hardware for Secret Sharing Using 2-D Image Processing”, International Journal of Computer Applications (0975 – 8887), Volume 4 – No.4, pp 17-22.
• Leung, H.Y., Cheng, L.M., Cheng, L.L., Chan, C.K., 2007, "Hardware Realization of Steganographic Techniques," Third International Conference on International Information Hiding and Multimedia Signal Processing (IIH-MSP 2007), iih-msp, vol. 1, pp.279-282.
• Li, S.L., Leung, K.C., Cheng, L.M., Chan, C.K., 2006, “A novel image hiding scheme based on block difference”, Pattern Recognition 39, pp 1168-1176.
• Li, S.L., Leung, K.C., Cheng, L.M., Chan, C.K. “Data Hiding in Images by Adaptive LSB Substitution Based on the Pixel-Value Differencing” , icicic 2006, IS16-005.
• Chang, C.C., Lin, M.H., Hu, Y.-C., 2002, “A fast and secure image hiding scheme based on LSB substitution”, Int. Journal of Pattern Recognit. And Artif. Intell. 16 (4), pp 399-416.
• Chan, C.K., Cheng, L.M., 2004, “Hiding data in images by simple LSB substitution”, Pattern Recognition 37, pp 469–474.
• Wang, H., Wang, S, October 2004, “Cyber warfare: Steganography vs. Steganalysis”, Communications of the ACM, 47:10.
• Sharp, T., 2001, “An implementation of key-based digital signal steganography”, Proc. 4th International Workshop on Information Hiding, Springer LNCS, vol. 2137, pp.13-26.
• Rodrigues, J.M., Rios, J.R. and Puech, W., April 2004, ” SSB-4 System of Steganography using Bit 4”, Proc. 5th International Workshop on Image Analysis for Multimedia Interactive Services, (WIAMIS’04), Lisboa, Portugal.
• Farouk, H.A., Saeb, M., 2003, “An FPGA Implementation of a Special Purpose Processor for Steganography” 2003 IEEE International Conference on Field-Programmable Technology (FPT), Proceedings, pp 395-398.
• Gómez-Hernández, E., Feregrino-Uribe, C., Cumplido, R., 2008, “FPGA Hardware Architecture of the Steganographic ConText Technique” 18th International Conference on Electronics, Communications and Computers IEEE , pp 123-128.
• Palnitkar, S., 2003, “Verilg HDL: a Guide to Digital Design and Synthesize” 2nd, Prentice Hall PTR, ISBN 0-13-044911-3.
• Douglas, J.S., 1997, “HDL Chip Design” 3rd, Doone Publications, Madison, AL, USA, ISBN 0-9651934-3-8, , pp. 179-187.
• Navabi, Z., 2006 “Verilog Digital System Design” 2nd ed, New York: McGraw-Hill, pp. 163-166.
• M. Bhat, G., Mustafa, M., A. Parah, S., Ahmad, J., 2010, “Field programmable gate array (FPGA) implementation of novel complex PN-code-generator- based data scrambler and descrambler”, Maejo Int. J. Sci. Technol., 4(01),pp. 125-135.
• Gibson, J. D., 2000, “Handbook of Image and Video Processing” Academic Press: A Harcourt Science and Technology Company Publication.
• Huynh-Thu, Q., Ghanbari, M., 2008 “Scope of Validity of PSNR in Image/Video Quality Assessment”, IEEE Electronics Letters Journal, pp 800-801.