International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 32 - Issue 3 |
Published: October 2011 |
Authors: Vandana S. Shah, Dr. R. V. Kshirsagar |
![]() |
Vandana S. Shah, Dr. R. V. Kshirsagar . Study of 32-bit RISC Processor Architecture and VHDL FPGA Implementation 32-bitMatrix Manipulation. International Journal of Computer Applications. 32, 3 (October 2011), 50-55. DOI=10.5120/3953-5432
@article{ 10.5120/3953-5432, author = { Vandana S. Shah,Dr. R. V. Kshirsagar }, title = { Study of 32-bit RISC Processor Architecture and VHDL FPGA Implementation 32-bitMatrix Manipulation }, journal = { International Journal of Computer Applications }, year = { 2011 }, volume = { 32 }, number = { 3 }, pages = { 50-55 }, doi = { 10.5120/3953-5432 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2011 %A Vandana S. Shah %A Dr. R. V. Kshirsagar %T Study of 32-bit RISC Processor Architecture and VHDL FPGA Implementation 32-bitMatrix Manipulation%T %J International Journal of Computer Applications %V 32 %N 3 %P 50-55 %R 10.5120/3953-5432 %I Foundation of Computer Science (FCS), NY, USA
Present title discloses a distinctive method to cram the processor behavior while dealing with the multifaceted task of matrix manipulation. System facilitates this distinct feature by allowing user to input the data in suitable form and observe the output using suitable display devices. [5] System is build around high performance VLSI technology. Matrix manipulation is on the whole parallel architecture of logical expressions. VLSI when implemented using High Performance Gate Arrays becomes most suitable for implementing parallel architecture. [6]