Research Article
An Optimized Algorithm for Network on Chip
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 3 - Issue 12 |
| Published: July 2010 |
| Authors: S. Subha |
10.5120/789-1118
|
S. Subha . An Optimized Algorithm for Network on Chip. International Journal of Computer Applications. 3, 12 (July 2010), 23-25. DOI=10.5120/789-1118
@article{ 10.5120/789-1118,
author = { S. Subha },
title = { An Optimized Algorithm for Network on Chip },
journal = { International Journal of Computer Applications },
year = { 2010 },
volume = { 3 },
number = { 12 },
pages = { 23-25 },
doi = { 10.5120/789-1118 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2010
%A S. Subha
%T An Optimized Algorithm for Network on Chip%T
%J International Journal of Computer Applications
%V 3
%N 12
%P 23-25
%R 10.5120/789-1118
%I Foundation of Computer Science (FCS), NY, USA
Abstract
Network on a chip can be viewed as processors with various instruction sets residing on a chip. Programs issued to a particular processor type can be divided into sequential and parallel code. Each subtask is characterized by an estimated time for completion. This paper proposes a method to determine the topological arrangement of processors to minimize the total execution time. The tasks are assumed to be allocated based on the algorithm proposed in literature. The logical arrangement of processors is in a directed acyclic connected graph. This is achieved in a tree arrangement. The expression for total execution time in this topology is derived. The model is simulated and the model verified
References
Index Terms
Keywords