Research Article
Hardware Implementation of an Improved Resource Management Scheme for Fault Tolerant Scheduling of a Multiprocessor System
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 27 - Issue 2 |
| Published: August 2011 |
| Authors: Sherin Abraham, Sivraj .P, Radhamani Pillay |
10.5120/3274-4452
|
Sherin Abraham, Sivraj .P, Radhamani Pillay . Hardware Implementation of an Improved Resource Management Scheme for Fault Tolerant Scheduling of a Multiprocessor System. International Journal of Computer Applications. 27, 2 (August 2011), 28-31. DOI=10.5120/3274-4452
@article{ 10.5120/3274-4452,
author = { Sherin Abraham,Sivraj .P,Radhamani Pillay },
title = { Hardware Implementation of an Improved Resource Management Scheme for Fault Tolerant Scheduling of a Multiprocessor System },
journal = { International Journal of Computer Applications },
year = { 2011 },
volume = { 27 },
number = { 2 },
pages = { 28-31 },
doi = { 10.5120/3274-4452 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2011
%A Sherin Abraham
%A Sivraj .P
%A Radhamani Pillay
%T Hardware Implementation of an Improved Resource Management Scheme for Fault Tolerant Scheduling of a Multiprocessor System%T
%J International Journal of Computer Applications
%V 27
%N 2
%P 28-31
%R 10.5120/3274-4452
%I Foundation of Computer Science (FCS), NY, USA
Abstract
Safety-critical systems have to be fault tolerant and also meet stringent temporal constraints. Various redundancy strategies are built into such mission-critical applications to ensure the overall success of the mission. This paper implements a fault tolerant scheduling scheme on a dual processor system, wherein the redundancy is made at the task level. The system continues to function with graceful degradation under failure conditions. The redundancy management employed in the proposed scheme enhances the performance capability of the system. Based on this approach, the scheme is implemented with hardware simulation using LPC-2148 development boards. This simulation when used for implementing any practical safety-critical application can contribute to efficient utilization of computing resources and can prove to be highly cost effective as the number of processors increase.
References
- Avizienis, et al. Dependable Computing and Fault-Tolerant Systems Vol. 1: The Evolution of Fault-Tolerant Computing. Vienna: Springer-Verlag.
- Radhamani Pillay, Sasikumar Punnekkat, C Senthilkumar “Optimizing Resources in Real-time Scheduling for Fault Tolerant Processors. INDICON2009,India,2009
- Bushnell, M. L., Agrawal, V. D.: Essential of Electronic Testing for Digital, Memory & Mixed-Signal Circuits. Springer, 2000, 712 p., ISBN 0-7923-7991-8.
- Cheng,A.M.K.:Real-TimeSystems:Scheduling,Analysis, and Verification. Wiley, 2002, 552 p., ISBN 0-471-18406-3.
- Cottet, F., Delacroix, J., Kaiser, C., Mammeri, Z.: Scheduling in Real-Time Systems. John Wiley & Sons, 2002, 266 p., ISBN 0470847662.
- Kandasamy N., Hayes, J. P., Murray, B. T.: Time-Constrained Failure Diagnosis in Distributed Embedded Systems: Application to Actuator Diagnosis. IEEE Transactions on Parallel and Distributed Systems, 16(3), pp. 258 270.
- Rupe, D., Kenny, J., R.: Two Competitive FPGA Methodologies for Run-Time Reconfiguration. Technology Feature. 4 p., 2008.
- Rushby, J.: A Comparison of Bus Architectures for Safety-Critical Embedded Systems. NASA/CR-2003-212161 Contractor Report, 63 p., 2003.
- Rubel, P., Gillen, M., Loyall, J., Gokhale, A., Balasubramanian, J., Paulos, A., Narasimhan, P., Schantz, R.: Fault-Tolerant Approaches for Distributed Real-Time and Embedded Systems. In: Proceedings of Military Communication Conference, 2007, 8 p. ISBN 1 4244-1513-06.
- Strnadel, J.: Testability Analysis and Improvements of Register-Transfer Level Digital Circuits, In: Computing and Informatics, 25(5), 2006, Bratislava, pp. 441-464, ISSN 1335-9150.
Index Terms
Keywords