Abstract

The demand for low-power consumption in next-generation computing systems has become increasingly critical due to the proliferation of embedded systems, mobile devices, and the growing need for energy-efficient solutions. This paper investigates the design and optimization of low-power Very-Large-Scale Integration (VLSI) circuits to meet these demands. The main objectives of this research are to explore power optimization techniques, evaluate their impact on performance and area, and propose effective methodologies for reducing power dissipation in VLSI circuits without compromising computational efficiency. The study utilizes simulation-based methodologies, applying techniques such as clock gating, power gating, dynamic voltage scaling, and multi-threshold CMOS (MTCMOS) to assess their effectiveness in reducing power consumption. The results reveal significant improvements in power dissipation, with varying trade-offs in performance and area, depending on the optimization technique employed. Benchmarking against existing low-power VLSI designs demonstrates the potential of the proposed techniques in achieving superior energy efficiency. The findings indicate that while challenges remain, such as balancing power and performance, the proposed methods offer promising solutions for next-generation computing systems. In conclusion, the research contributes to advancing low-power VLSI design by highlighting effective optimization techniques, providing insights into future trends, and offering a roadmap for further exploration in energy-efficient computing technologies.

References

• Bhattacharya, S., Chattopadhyay, S., & Roy, S. (2021). Low-power VLSI design: Trends and challenges. IEEE Transactions on VLSI Systems, 29(4), 678-690.
• Chakraborty, P., Sahoo, A., &Raghunandan, K. (2022). Power optimization techniques for embedded systems: A survey. Journal of Low Power Electronics, 18(2), 201-215.
• Chen, J., Li, X., Wang, H., & Zhou, Y. (2022). AI-driven power management for next-generation VLSI circuits. IEEE Access, 10, 45678-45690.
• Hosseini, S., Moradi, F., &Peiravi, A. (2021). Advanced power reduction techniques in nano-scale VLSI circuits. Microelectronics Journal, 120, 105311.
• Kang, S. M., &Leblebici, Y. (2020). CMOS digital integrated circuits: Analysis and design. McGraw-Hill Education.
• Kumar, S., &Vrudhula, S. (2019). Green computing: Techniques for power-efficient VLSI design. IEEE Transactions on Sustainable Computing, 4(3), 215-229.
• Pedram, M., &Nazarian, S. (2020). Power-aware computing and its impact on future chip designs. IEEE Computer, 53(5), 32-39.
• Rabaey, J. M., Chandrakasan, A., &Nikolic, B. (2019). Digital integrated circuits: A design perspective. Pearson Education.
• Roy, K., Mukhopadhyay, S., &Mahmoodi, H. (2018). Leakage power reduction in nanoscale CMOS circuits. IEEE Circuits and Systems Magazine, 18(3), 20-35.
• Srinivasan, V., & Sharma, P. (2020). Emerging trends in low-power VLSI design and embedded computing. ACM Computing Surveys, 53(6), 1-28.