Abstract

Most traditional computers lose information during the process of computation. Reversible computation is different from the traditional computation in that it preserves information while manipulating it. Energy dissipation is proportional to the number of bits lost during computation. Power dissipation can be negligible if overall design consisting of reversible logic only. The area of reversible logic has received great importance in recent years because of its beneficial feature of reduction in power dissipation. In this design different types of combinational circuit i.e. reversible multiplexer (RM), reversible de-multiplexer (RDM), reversible encoder (RE) and reversible decoder (RD). This paper represents the new methods and approaches to implement the components of the processor and modified design is to utilize advantages of existing techniques and at the same time overcoming drawbacks.

References

• Gopi Chand Naguboina and K. Anusudha, “Design and Synthesis of Combinational Circuits Using Reversible Decoder in Xilinx”, IEEE International Conference on Computer, Communication, and Signal Processing (ICCCSP-2017).
• Marcin Bryk ,  Krzysztof Gracki , Paweł Kerntopf , Marek Pawłowski , Andrzej Skorupski, “Encryption using reconfigurable reversible logic gate and its simulation in FPGAs”, Mixed Design of Integrated Circuits and Systems, 2016 MIXDES - 23rd International Conference IEEE Xplore: 04 August 2016.
• Umesh kumar , Lavisha Sahu, Uma Sharma, “Performance Evaluation of Reversible Logic Gates”, International Conference on ICT in Business Industry & Government (ICTBIG), IEEE 2016.
• Lafifa Jamal and Hafiz Md. Hasan Babu, “Design and Implementation of a Reversible Central Processing Unit”, IEEE Computer Society Annual Symposium on VLSI, 2015.
• Junchaw Wing and Ken Choi, “A Carry look ahead adder designed by reversible logic”, SOC Design Conference (ISOCC), International Conference on IEEE 2015.
• D. Grobe, R. Wille, G.W. Dueck, and R. Drechsler, “Exact multiple control Toffoli network synthesis with sat techniques”, IEEE Transaction on CAD, 2014.
• P. Gupta, A. Agarwal, and N. K. Jha, “An algorithm for synthesis of reversible logic circuits”, IEEE Transaction on Computer-Aided Design, Vol. 25, Issue 11, Nov. 2012.
• V. V. Shende, A.K. Prasad, I.L. Markov, and J.P. Hayes, “Synthesis of reversible logic circuits”, IEEE Transaction on CAD, Vol. 22, Issue 10, Oct. 2012.
• D. Grbe, R. Wille, G. W. Dueck, and R. Drechsler, “Exact synthesis of elementary quantum gate circuits for reversible functions with dont cares”, in Process of the International Symposia on Multi-Valued Logic, pages 214–219, Dallas, Texas, May 2012.
• Madhusmita Mahapatro, Sisira kanta Panda and Jagannath Satpathy, “Design of Arithmetic Circuits Using Reversible Logic Gates and Power Dissipation Calculation”, Electronic System Design (ISED), International Symposium on electronic system design, 2011.
• Michael Nachtigal, “Design of a Reversible Floating-Point Adder Architecture”, 11th IEEE International Conference on Nanotechnology Portland Marriott, IEEE 2011.