Abstract

In this paper, a novel approach at circuit level named LSP is proposed by combination of LECTOR, Stack and Pass transistors techniques to decrease leakage power dissipation during active and standby mode. As a result, pass transistors are utilized to maintain logic state of network in the standby mode. Proposed technique simulation has been performed using HSPICE software in 32 nanometer technology with supply voltage 0.6V. According to achieved results by NAND gate and full adder circuits, sub-threshold current is decreased by 80% in compared to base case, 70% to LECTOR and 20% to Sleepy Keeper.

References

• N. Jayakumar, S. Paul, R. Garg, K. Gulati, and S. P. Khatri, “Minimizing and exploiting leakage in VLSI design,” Springer, 2010.
• P. Kumar, and R. K. Sharma, “Low voltage high performance hybrid full adder,” Engineering Science and Technology, an International Journal, Vol. 19, pp. 559–565, March, 2016.
• R. Taco, I. Levi, M. Lanuzza, and A. Fish, “Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD–SOI,” Science direct. Solid-State Electronics, Vol. 117, pp. 185–192, March, 2016.
• A. Wang, B. H. Calhoun, and A. P. Chandrakasan, “Sub–threshold design for ultra–low–power systems,” Springer. 2006.
• V. L. Rani, and M. M. Latha, “pass transistor–based pull–up/pull–down insertion technique for leakage power optimization in CMOS VLSI circuits,” springer, Circuits, Systems, and Signal Processing., Vol. 35, pp. 4139–4152, Nov. 2016.
• V. K. Sharma, M. Pattanaik, and B. Raj, “INDEP approach for leakage reduction in nanoscale CMOS circuits,” Tylor and Francis. International Journal of Electronics. Vol. 102, pp. 200–215, Jan. 2014.
• J. Seomun, I. Shin, and Y. Shin, “Synthesis of active–mode power gating circuits,” IEEE Tran. Vol. 31, pp. 391–403, March, 2012.
• M. Kavitha, and T. Govindaraj, “Low–power multimodal switch for leakage reduction and stability improvement in SRAM cell,” Arabian Journal for Science and Engineering, Vol. 41, pp. 2945–2955, Aug. 2016.
• P. Saini, and R. Mehra, “Leakage power reduction in CMOS VLSI circuits,” IJCA Journal, International Journal of Computer Applications., Vol. 55, pp. 42–48, 2012.
• S. D. Pable, and M. Hasan, “Ultra–low–power signaling challenges for subthreshold global interconnects,” Elsevier Integration, the VLSI journal, Vol. 45, pp. 186–196, March. 2012.
• A. Handa, J. Chawla, and G. Sharma, “A novel high performance low power CMOS NOR gate using voltage scaling and MTCMOS technique,” In IEEE Int Conf on Advances in Computing, Communications and Informatics (ICACCI), pp. 624–629, 2014.
• M. Seok, S. Hanson, et al, “Sleep mode analysis and optimization with minimal-sized power gating switch for ultra-low operation,” IEEE Tran on Very Large Scale Integration (VLSI) Systems., Vol. 20, pp. 605–615, April. 2012.
• R. Anjana, and A. K. Somkuwar, “Optimal solution of model reduction problem,” International Conference on (ICEVENT), Apr. 2013.
• J. N. Mistry, et al, “Active mode subclock power gating,” IEEE Tran on Very Large Scale Integration (VLSI) Systems., Vol. 22, pp. 1898–1908, Sep. 2013.
• V. Neema, S. S. Chouhan, and S. Tokekar, “novel circuit technique for reduction of leakage current in series/parallel PMOS/NMOS transistors Stack,” Tylor and Francis. IETE Journal of Research, Vol. 56, pp. 362–366, Sep. 2013.
• D. Baccarin, D. Esseni, and M. Alioto, “Mixed FBB/RBB: a novel low-leakage technique for FINFET Forced Stacks,” IEEE Tran on Very Large Scale Integration (VLSI) Systems., Vol. 20, pp. 1467–1472, Jun. 2012.
• T. G. Reddy, and K. Suganthi, “Super stack technique to reduce leakage power for sub 0.5-v supply voltage in VLSI circuits,” In IET International Conference on Sustainable Energy and Intelligent System., pp. 585–588, Feb. 2011.
• M. Sethi, et al, “A Novel High Performance Dual Threshold Voltage Domino Logic Employing Stacked Transistors,” International Journal of Computer Applications., Vol. 77, pp. 30–35, 2013.
• A. P. Shah, V. Neema, and S. Daulatabad, “Effect of process, voltage and temperature (PVT) variations in LECTOR-B (leakage reduction technique) at 70 nm technology node,” In IEEE International Conference on Computer, Communication and Control, pp. 1–6, June. 2015.
• T. K. Gupta, and K. Khare, “Lector with footed-diode inverter: a technique for leakage reduction in domino circuits,” Circuits System Signal Process., Vol. 32, pp. 2707–2722, June. 2013.
• R. Lorenzo, and S. Chaudhury, “Review of circuit level leakage minimization techniques in CMOS VLSI circuits,” IETE Technical Review., Vol. 33, pp. 1–23, Apr. 2016.
• K. N. Bhargav, A. Suresh, and G. Saini, “Stacked Keeper with body bias: a new approach to reduce leakage power for low power VLSI design,” IEEE International Conference on Advanced Communication Control and Computing Teclmologies (ICACCCT), pp. 445–450, Jan. 2014.