Abstract

Nowadays computers are more efficient and more complex than their predecessors. But, there is some penalty of each and every advantage in the field of technology. Here, penalty comes in terms of power consumption. According to Moore’s law, primary reasons for the rise in power consumption are the increase in clock frequency and the increased number of transistors packed onto in same die area. Reversible logic provides high speed and less power consumption. So, it has been widely used in designing of digital circuits for low-power and high-speed computation. Design of Leading One Detector (LOD) is an important circuit as they are used for the normalization process in floating point multiplication, logarithmic multiplication, and in logarithmic converters as useful components. In this paper, we designed a novel LOD based on reversible logic. In order to construct leading-one detector, the innovative reversible Feynman gate (FG) and a special case of TKS gate are proposed. The 4-bit, 8-bit, 16-bit and 32-bit LOD are designed based on the above blocks and some existing reversible gates. VHDL programmed for LOD have been modeled. According to the simulation results, our circuit’s logic structures are validated. In terms of Ancillary inputs, garbage outputs quantum cost and delay are compared with the reported works. It can be concluded that our designs perform better than the others. There is no doubt that these can be used as an important component the upcoming low-power quantum computing systems.

References

• R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961.
• C.H. Bennett, "Logical Reversibility of Computation", IBM J. Research and Development, pp. 525-532, November 1973.
• T. Toffoli, “Reversible computing”, Automata, Languages and Programming, 1980, pp. 632-644.
• Prashant R. Yelekar and Sujata S. Chiwande, “Design of sequential circuit using reversible logic”, IEEE ICAESM, 2012, pp.321-326
• M.A. Nielsen and I.L Chuang, “Quantum computation and quantum information”, Cambridge University Press, New York, 2000.
• V. Vedral, A. Barenco and A. Ekert, “Quantum networks for elementary arithmetic operations”, Physical Review, Vol. 54(1), 1996, pp.147.
• A.D. Vos, Y.V. Rentergem, “Power consumption in reversible logic addressed by a ramp voltage”, In: PATMOS, 2005, pp. 207–216.
• I. Ercan and N. Anderson, “Heat dissipation bounds for nanocomputing: theory and application to QCA”, 11th IEEE conference on nanotechnology (IEEE-NANO), 2011, pp 1289–1294
• N. Anderson, I. Ercan and N. Ganesh, “Toward nanoprocessor thermodynamics”, Proceedings of 12th IEEE conference on nanotechnology (IEEE-NANO), 2012, pp 1–6.
• K.Stearns, N. Anderson, “Throughput-dissipation tradeoff in partially reversible nano computing: a case study”, NANOARCH, 2013, pp. 101–105.
• H. Thapliyal and N. Rangantathan “Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay, and Garbage outputs,” ACM Journal on Emerging Technologies in Computing Systems, 2010, Vol. 6(4), pp. 1-31.
• H. Suzuki, H. Morinaka, H. Makino, Y. Nakase, K. Mashiko, and T. Sumi, “Leading-Zero Anticipatory Logic for High Speed Floating Point Addition,º IEEE J. Solid-State Circuits, 1996,vol. 31(8), pp. 1,157-1,164.
• Durgesh Nandan, J. Kanungo and A. Mahajan, “An efficient VLSI architecture for Iterative Logarithmic Multiplier”, IEEE 4th International conference on signal processing and integrated networks (SPIN), 2017.
• Durgesh Nandan, J. Kanungo and A. Mahajan, “An efficient antilogarithmic converter by using 11-regions error correction scheme”, IEEE 4th International signal processing, Computing and Control (ISPCC), 2017.
• Durgesh Nandan, A. Mahajan and J. Kanungo, “An Efficient VLSI architecture design for antilogarithmic converter by using the error correction scheme”, IETE International conference on signal processing (ICSP), 2016.
• Durgesh Nandan, J. Kanungo, A. Mahajan, “An Efficient VLSI architecture design for logarithmic multiplication by using the improved operand decomposition,” Elsevier, VLSI the integration journal, 2017, Vol. 58, pp. 134-141.
• P. Akhter, S. Bandewar, Durgesh Nandan, “Logarithmic Multiplier: An Analytical Review” International Journal of Engineering Research, 2016, Volume No.5 (8), pp: 721-723.
• H. V. Jayashree , Himanshu Thapliyal , Hamid R. Arabnia and V. K. Agrawal, “ Ancilla input and garbage-output optimized design of a reversible quantum integer multiplier”, Journal of Supercomputer, 2016,Vol.72, pp.1477–1493.
• Md. Hafiz, H. Babu, N. Saleheen, L. Jamal, S.M. Sarwar and T. Sasao, “Approach to design a compact reversible low power binary comparator”, IET Computers & Digital Techniques, 2014, Vol. 8(3), pp. 129–139.
• Himanshu Thapliyal and M.B. Srinivasa, “Novel design and reversible logic synthesis of multiplexer based full adder and multipliers, IEEE, 2005, pp. 1593-1596.
• Khalid H. Abed, Raymond E. Siferd, “VLSI Implementations of Low-Power Leading-One Detector Circuits” IEEE Southeast Conference, 2006, pp. 279 – 284.
• K. Kunaraj and R. Seshasayanan, “Leading one detectors and leading one position detectors- An evolutionary design methodology”, Canadian journal of electrical and computer engineering, Vol. 36(3), pp. 103-110.