International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 148 - Issue 13 |
Published: Aug 2016 |
Authors: Anu, Prachi Chaudhary, Pawan Kumar Dahiya |
![]() |
Anu, Prachi Chaudhary, Pawan Kumar Dahiya . Techniques for the Design of High Speed and Low Power MAC Unit: A Sate-of-the-art Review. International Journal of Computer Applications. 148, 13 (Aug 2016), 22-25. DOI=10.5120/ijca2016911245
@article{ 10.5120/ijca2016911245, author = { Anu,Prachi Chaudhary,Pawan Kumar Dahiya }, title = { Techniques for the Design of High Speed and Low Power MAC Unit: A Sate-of-the-art Review }, journal = { International Journal of Computer Applications }, year = { 2016 }, volume = { 148 }, number = { 13 }, pages = { 22-25 }, doi = { 10.5120/ijca2016911245 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2016 %A Anu %A Prachi Chaudhary %A Pawan Kumar Dahiya %T Techniques for the Design of High Speed and Low Power MAC Unit: A Sate-of-the-art Review%T %J International Journal of Computer Applications %V 148 %N 13 %P 22-25 %R 10.5120/ijca2016911245 %I Foundation of Computer Science (FCS), NY, USA
The multiplication operation is used in many parts of a digital system or digital computer, usually in signal processing, video/graphics and scientific computation. With advances in technology, various techniques have been developed to design multipliers, which offer high speed, low power consumption and lesser area. Thus making them suitable for various high speeds, low power compact VLSI implementations. These three parameters i.e. power, area and speed are always traded off. In this paper, different techniques used for efficient operations resulting in high speed and low power consumption are discussed. Such as parallelism, pipelining, modified booth algorithm (MBA), spurious power suppression technique (SPST), block enabling technique.