Research Article
Low Power Dropout Regulators with Efficiently Controlled Transient Response
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 142 - Issue 4 |
| Published: May 2016 |
| Authors: Varun Kumar Singhal, Tarun Kumar Gupta |
10.5120/ijca2016909758
|
Varun Kumar Singhal, Tarun Kumar Gupta . Low Power Dropout Regulators with Efficiently Controlled Transient Response. International Journal of Computer Applications. 142, 4 (May 2016), 38-41. DOI=10.5120/ijca2016909758
@article{ 10.5120/ijca2016909758,
author = { Varun Kumar Singhal,Tarun Kumar Gupta },
title = { Low Power Dropout Regulators with Efficiently Controlled Transient Response },
journal = { International Journal of Computer Applications },
year = { 2016 },
volume = { 142 },
number = { 4 },
pages = { 38-41 },
doi = { 10.5120/ijca2016909758 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2016
%A Varun Kumar Singhal
%A Tarun Kumar Gupta
%T Low Power Dropout Regulators with Efficiently Controlled Transient Response%T
%J International Journal of Computer Applications
%V 142
%N 4
%P 38-41
%R 10.5120/ijca2016909758
%I Foundation of Computer Science (FCS), NY, USA
Abstract
The Low-Dropout voltage regulators are significant part of VLSI design integrated chips and are used to provide steady supply voltage to noise sensitive analog/RF circuit blocks. It belongs to class of linear regulators designed to minimize the saturation of output pass transistor and its drive requirements. A capacitor-less low-dropout regulator with improved performance push–pull power transistor is described in the paper. The proposed LDO is stable over a wide range of load current and implemented in 65-nm CMOS process technology. The simulation illustrates that the regulator is able to convert VIN of 0.65V- 1.5V to output voltage of 0.5V. This LDO achieves power supply rejection of >40dB at 1 kHz operating frequency. It consumes a quiescent current less than 10 uA. It is capable of delivering a maximum load current of 70 mA with a dropout voltage of less than 220 mV.
References
- Y.-H. Lee, Y.-Y. Yang, K.-H. Chen, Y.-H. Lin, S.-J. Wang, K.-L. Zheng, P.-F. Chen, C.-Y. Hsieh, Y.-Z. Ke, Y.-K. Chen, and C.-C. Huang, “A DVS embedded system power management for high efficiency integrated SoC in UWB system,” IEEE J. Solid-State Circuits, vol. 45, no. 11, pp. 2227–2238, Nov. 2010.
- M. El-Nozahi, A. Amer, J. Torres, K. Entesari, and E. Sanchez-Sinencio, “High PSR low drop-out regulator with feed-forward ripple cancellation technique,” IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 565–577, Mar. 2010.
- G. A. Rincon-Mora and P. E. Allen, “A low-voltage, low quiescent current, low drop-out regulator,” IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 36–44, Jan. 1998.
- . Guo and K. N. Leung, “A 6-μW chip-area-efficient outputcapacitorless LDO in 90-nm CMOS technology,” IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1896–1905, Sep. 2010.
- T. Y. Man, P. K. T. Mok, and M. Chan, “A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient-response improvement,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 9, pp. 755–759, Sep. 2007.
- C.-M. Chen, T.-W. Hung, and C.-C. Hung, “Fast transient low-dropout voltage regulator with hybrid dynamic biasing technique for SoC application,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 9, pp. 1742–1747, Sep. 2013.
- P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, “Area-efficient linear regulator with ultra-fast load regulation”, IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933–940, Apr. 2005.
- P. Y. Or and K. N. Leung, “An output-capacitor less low-dropout regulator with direct voltage-spike detection,” IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 458–466, Feb. 2010.
- C. M. Chen and C. C. Hung, “A fast self-reacting capacitor-less low-dropout regulator,” in Proc. ESSCIRC, Sep. 2011, pp. 375–378.
Index Terms
Keywords