International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 133 - Issue 8 |
Published: January 2016 |
Authors: V.A. Suryawanshi, G.C. Manna, S.S. Dorale |
![]() |
V.A. Suryawanshi, G.C. Manna, S.S. Dorale . Compact and High Speed Hardware Implementation of the Block- Cipher Clefia. International Journal of Computer Applications. 133, 8 (January 2016), 17-20. DOI=10.5120/ijca2016907937
@article{ 10.5120/ijca2016907937, author = { V.A. Suryawanshi,G.C. Manna,S.S. Dorale }, title = { Compact and High Speed Hardware Implementation of the Block- Cipher Clefia }, journal = { International Journal of Computer Applications }, year = { 2016 }, volume = { 133 }, number = { 8 }, pages = { 17-20 }, doi = { 10.5120/ijca2016907937 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2016 %A V.A. Suryawanshi %A G.C. Manna %A S.S. Dorale %T Compact and High Speed Hardware Implementation of the Block- Cipher Clefia%T %J International Journal of Computer Applications %V 133 %N 8 %P 17-20 %R 10.5120/ijca2016907937 %I Foundation of Computer Science (FCS), NY, USA
Main fundamental directions which are considered as important for practical ciphers are (1) security, (2) speed, and (3) cost for implementations. To realize these fundamental directions CLEFIA is designed. Clefia is a first block cipher employing the Diffusion Switching Mechanism (DSM) to enhance the immunity against the differential attack and the linear attack. Clefia uses lightweight components for efficient software and hardware implementations. This paper proposes compact and high speed hardware implementation for block cipher clefia-128. This hardware architecture uses minimum hardware resources and maximum frequency of 135.452 Mhz, through which we can achieve a throughputs of 17 Gbit/s