International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 130 - Issue 5 |
Published: November 2015 |
Authors: Deepmala Mishra, Mohd Abdullah |
![]() |
Deepmala Mishra, Mohd Abdullah . A Novel VLSI Design of Sign and Unsigned Irreversible and Reversible Multiplier Circuit. International Journal of Computer Applications. 130, 5 (November 2015), 43-46. DOI=10.5120/ijca2015907011
@article{ 10.5120/ijca2015907011, author = { Deepmala Mishra,Mohd Abdullah }, title = { A Novel VLSI Design of Sign and Unsigned Irreversible and Reversible Multiplier Circuit }, journal = { International Journal of Computer Applications }, year = { 2015 }, volume = { 130 }, number = { 5 }, pages = { 43-46 }, doi = { 10.5120/ijca2015907011 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2015 %A Deepmala Mishra %A Mohd Abdullah %T A Novel VLSI Design of Sign and Unsigned Irreversible and Reversible Multiplier Circuit%T %J International Journal of Computer Applications %V 130 %N 5 %P 43-46 %R 10.5120/ijca2015907011 %I Foundation of Computer Science (FCS), NY, USA
Reversible rationale is all that much sought after for the future figuring advancements as they are known not low power dissemination having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and picture preparing. Adders and multipliers are fundamental building blocks in many computational units. In this paper we have presented and implemented irreversible and reversible Baugh Wooley approach using standard irreversible and reversible logic gates/cells. The problem of minimizing the number of garbage outputs is an important issue in reversible logic design. It is proved that the proposed multiplier is better and optimized, compared to its existing counterparts with respect to the number of gates, constant inputs, garbage outputs and number of transistors required.