International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 122 - Issue 18 |
Published: July 2015 |
Authors: Anshul Agrawal, Rajesh Khatri |
![]() |
Anshul Agrawal, Rajesh Khatri . Design of Low Power, High Gain PLL using CS-VCO on 180nm Technology. International Journal of Computer Applications. 122, 18 (July 2015), 26-31. DOI=10.5120/21802-5110
@article{ 10.5120/21802-5110, author = { Anshul Agrawal,Rajesh Khatri }, title = { Design of Low Power, High Gain PLL using CS-VCO on 180nm Technology }, journal = { International Journal of Computer Applications }, year = { 2015 }, volume = { 122 }, number = { 18 }, pages = { 26-31 }, doi = { 10.5120/21802-5110 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2015 %A Anshul Agrawal %A Rajesh Khatri %T Design of Low Power, High Gain PLL using CS-VCO on 180nm Technology%T %J International Journal of Computer Applications %V 122 %N 18 %P 26-31 %R 10.5120/21802-5110 %I Foundation of Computer Science (FCS), NY, USA
This paper investigates the design and performance of the PLL (Phase Locked Loop). The proposed PLL designed with PFD (Phase Frequency Detector), CP (Charge Pump), first order Low Pass Filter and CS-VCO (Current Starved-Voltage Control Oscillator), in this paper the designed PFD used for proposed PLL is free from dead zone. The VCO used for the designed PLL shows larger tuning range and high gain as compares to previous work, i. e. tuning range (167MHz – 1. 711GHz) and VCO gain (2. 21GHz/V or 13. 875*109 radians/s*V). In the proposed work, the designed PLL has higher pull-in range 980MHz (20MHz – 1GHz) with maximum jitter 9. 8ps. Power dissipation for proposed PLL system is low, i. e. 277. 2 µW with maximum pull-in time is 265ns at 1GHz. The proposed PLL circuit is implemented on CADENCE UMC0. 18um process technology file with supply voltage 1. 8V. All simulations are done using cadence spectre simulator.