Research Article
Implementation of Power Efficient Decoding Algorithm for LDPC Code
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 120 - Issue 22 |
| Published: June 2015 |
| Authors: Namrata H. Patel, Risha A Tiwari |
10.5120/21391-4434
|
Namrata H. Patel, Risha A Tiwari . Implementation of Power Efficient Decoding Algorithm for LDPC Code. International Journal of Computer Applications. 120, 22 (June 2015), 13-17. DOI=10.5120/21391-4434
@article{ 10.5120/21391-4434,
author = { Namrata H. Patel,Risha A Tiwari },
title = { Implementation of Power Efficient Decoding Algorithm for LDPC Code },
journal = { International Journal of Computer Applications },
year = { 2015 },
volume = { 120 },
number = { 22 },
pages = { 13-17 },
doi = { 10.5120/21391-4434 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2015
%A Namrata H. Patel
%A Risha A Tiwari
%T Implementation of Power Efficient Decoding Algorithm for LDPC Code%T
%J International Journal of Computer Applications
%V 120
%N 22
%P 13-17
%R 10.5120/21391-4434
%I Foundation of Computer Science (FCS), NY, USA
Abstract
Mobile computing devices like mobile, laptops& tablets that covered large market of end user facing battery issues is an open challenge for research scholars. In this project work I have attempt to optimize power [batteries relate issues] at decoding. Stare of most efficient error control LDPC code which is being used. In this work bit flipping decoder hard decision decoding is used which can be implemented by using 8 transistor by using XOR gate. This paper proposed 6 transistor XOR gate design and implemented which can be used in this decoder.
References
- R. G. Gallager, 'Low-Density Parity-Check Codes'. Cambridge,m. i. t. Press, 1962.
- A novel design of ultra low voltage energy efficient full adder,2014.
- A New Design of XOR-XNOR gates for low power application; Nabihah Ahmad, International Conference on Electronic Devices, (ICEDSA)2011
- FPGA Implementation of a LDPC Decoder Using a Reduced Complexity Message Passing Algorithm journal of networks,vol 6,no. 1,january 2011.
- Implementation for Two-Stage Hybrid Decoding for LDPC Codes;International Journal of Computer Applications Volume 80, October 2013.
- Efficient Encoding of Low-Density Parity-Check code /Thomas j. Richardson L,. Urbanke;IEEE,Vol47, No. 2,FEBRUARY 2001.
- LDPC Codes – a brief Tutorial,Bernhard M. J. Leiner, Stud. ID. :53418Lbleiner@gmail. com,April 8, 2005.
- Performance of QPSK-OFDM with LDPC & Concatenated Reed Solomon/Convolutional Coding in Outdoor Environments, ISSC, 2011.
- Introducing Low-Density Parity-Check, Codes,Sarah J. Johnson,School of Electrical Engineering and Computer Science,The University of Newcastle, Australia.
- Systematic construction, verification and implementation methodology for LDPC codes.
Index Terms
Keywords