Research Article
Design and Verification of Reversible Logic Gates using Quantum Dot Cellular Automata
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 114 - Issue 4 |
| Published: March 2015 |
| Authors: Shaik Shabeena, Jyotirmoy Pathak |
10.5120/19970-1846
|
Shaik Shabeena, Jyotirmoy Pathak . Design and Verification of Reversible Logic Gates using Quantum Dot Cellular Automata. International Journal of Computer Applications. 114, 4 (March 2015), 39-42. DOI=10.5120/19970-1846
@article{ 10.5120/19970-1846,
author = { Shaik Shabeena,Jyotirmoy Pathak },
title = { Design and Verification of Reversible Logic Gates using Quantum Dot Cellular Automata },
journal = { International Journal of Computer Applications },
year = { 2015 },
volume = { 114 },
number = { 4 },
pages = { 39-42 },
doi = { 10.5120/19970-1846 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2015
%A Shaik Shabeena
%A Jyotirmoy Pathak
%T Design and Verification of Reversible Logic Gates using Quantum Dot Cellular Automata%T
%J International Journal of Computer Applications
%V 114
%N 4
%P 39-42
%R 10.5120/19970-1846
%I Foundation of Computer Science (FCS), NY, USA
Abstract
This paper portrays the designing of Reversible Logic gates through the use of Quantum Dot Cellular Automata (QCA) which is a nanotechnology concept and also a striking substitute for transistor based technologies. This technology helps us to rise above the confines of CMOS technology. It also gives better results in terms of digital and analog waveform, Quantum cost, garbage output. The fundamental logic in QCA is the logic state that does not compute with voltage level; rather it measures the polarity of electrons in a quantum cell. Basically Reversible logic gates are an essential building block of various computing system. Comparing with standard gates, the reversible logic gate lower the information bits use loss by reusing the logic information bits logically and realizes the goal of lowering power consumption of logic circuits. A QCAdesigner tool is used for simulation of different kinds of Reversible logic gates such as Toffoli gate, Fredkin gate and some others.
References
- M. Mahapatro, S. K. Panda, J. Satpathy, and M. Saheel, "Design of Arithmetic Circuits Using Reversible Logic Gates and Power Dissipation Calculation", International Symposium on Electronic System Design. pp. 85-90, Dec 2010.
- Md. B. Ali, H. A. Rahman, Md. M. Rahman, "Design of a High Performance Reversible Multiplier", International Journal of Computer Sciences Issues. Vol. 8, NO. 1, pp. 134-141, Nov 2011.
- B. S. Premanda, Y. M. Ravomdranath, "Design and Synthesis of 16-bit ALU using Reversible Logic Gates", International Journal of Advanced Research in Computer and Communication Engineering. Vol. 2, Issue 10, pp. 4137-4141, Oct 2013.
- J. W. David, K. Izzet, "Using Positive Feedback Adiabatic Logic to implement Reversible Toffoli Gates", NORCHIP, IEEE. pp. 5-8, Nov 2008.
- G. W. Manisha, P. K. Dakhole, "Design and implementation of 4-Bit Arithmetic Logic Unit using Quantum Dot Cellular Automata", Advance Computing Conference, IEEE. pp. 1022-1029, Feb 2013.
- S. Hashemi, M. R. Azghadi, Z. Ali, "A Novel QCA Multiplexer Design", International Symposium on Telecommunications, IEEE. pp. 692-698, Aug 2008.
- H. R. Aradhya, B. V. P. Kumar, K. N. Muralidhara, " Design of Control Unit for Low Power ALU using Reversible Logic", International Journal of Scientific & Engineering Research. Vol. 2, Issue 9, pp. 1-7, Sep 2011.
- D. Akanksha, K. Vinod, "Arithmetic & Logic Unit (ALU) Design using Reversible Control Unit", International Journal of Engineering and Innovative Technology (IJEIT). Vol. 1, Issue 6, pp. 55-60, June 2012.
- B. Dehghan, "Design of Asynchronous sequential circuits using Reversible Logic gates", International Journal of Engineering and Technology. Vol. 4, NO. 4, pp. 213-219, Aug 2012.
Index Terms
Keywords