Research Article
A Novel Design of SET-CMOS Half Subtractor and Full Subtractor
|
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
| Volume 114 - Issue 12 |
| Published: March 2015 |
| Authors: A. Fathima Thuslim |
10.5120/20032-2134
|
A. Fathima Thuslim . A Novel Design of SET-CMOS Half Subtractor and Full Subtractor. International Journal of Computer Applications. 114, 12 (March 2015), 33-37. DOI=10.5120/20032-2134
@article{ 10.5120/20032-2134,
author = { A. Fathima Thuslim },
title = { A Novel Design of SET-CMOS Half Subtractor and Full Subtractor },
journal = { International Journal of Computer Applications },
year = { 2015 },
volume = { 114 },
number = { 12 },
pages = { 33-37 },
doi = { 10.5120/20032-2134 },
publisher = { Foundation of Computer Science (FCS), NY, USA }
}
%0 Journal Article
%D 2015
%A A. Fathima Thuslim
%T A Novel Design of SET-CMOS Half Subtractor and Full Subtractor%T
%J International Journal of Computer Applications
%V 114
%N 12
%P 33-37
%R 10.5120/20032-2134
%I Foundation of Computer Science (FCS), NY, USA
Abstract
Single Electron transistor have high integration density, ultra-low power dissipation, ultra-small size, unique coulomb blockade oscillation characteristics which makes an attractive technology for future low power VLSI/ULSI systems. The Single Electron Transistor have extremely poor driving capabilities so that direct application to practical circuits is a yet almost impossible, to overcome this problem and to investigate the robustness and fastness of the novel design, the hybrid circuits of SET and CMOS are builded. In this work, novel design of SET-CMOS of Half Subtractor and Full Subtractor circuits are designed.
References
- Lageweg. C. et al. Single electron encoded latches and flip flops, IEEE Trans. Nanotechnology 3(2, 237-248 (2004)
- Wu, G. , Cai, L. , Kang: A 8 bit parity code generator based on multigate SET, IEEE, NEMS, 183-186 (2008)
- Santanu Mahapatra, Adrian Mihai Ionescu, Hybrid CMOS SET device and circuit design-Artech House, Inc 2006
- Inokawa, Takahash, A multiple valued logic and memory with combined Single electron and metal oxide semiconductor transistors, IEEE trans. Electron devices50(2), 462-470(2003)
- Gorter C. J. , A possible explanation of the increase of the electrical resistance of thin metal films at low temperatures and small field strengths. Physics 17(8), 777-780(1951)
- Mizugaki Y. Blocking Charge Oscillation in a series array of two tiny tunnel junctions with resistive ground path from its island. (2012), 194-192 IEEE Trans.
- Shin, S. J. , Jung, Park, Yoon, Silicon based ultra small multi switching SET operating at room temperature Appl. Physics. , 97(10), (2010)
- Uchida, et. Al. Programmable SET logic for future low power intelligent LSI: proposal and room temperature operation, IEEE, Electron Devices 50(7), 1623-1630,(2003)
- Ionecu, S. Pott, Mahapatra, Hybrid SETMOS architecture with Coulomb blockade oscillations and high current drive, IEEE Electron devices Lett. 25(6), 411-413 (2004)
- Zhang, T. Kasai, Novel hybrid voltage controlled ring oscillators using SET and MOS transistor, IEEE, Nanotechnology 6(2), 170-175, 2007
- Shin, Yang, S. R. Takahashi, Room temperature charge stability modulated by quantum effects in a Nano scale silicon island, Nano letter 11(4), 1591-197(2011)
Index Terms
Keywords