International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
|
Volume 105 - Issue 9 |
Published: November 2014 |
Authors: Naman Sharma, Upanshu Saraswat, Rajat Sachdeva |
![]() |
Naman Sharma, Upanshu Saraswat, Rajat Sachdeva . Novel High Speed Low Power Binary Multiplier Designs using Reversible Logic Gates. International Journal of Computer Applications. 105, 9 (November 2014), 9-13. DOI=10.5120/18403-9668
@article{ 10.5120/18403-9668, author = { Naman Sharma,Upanshu Saraswat,Rajat Sachdeva }, title = { Novel High Speed Low Power Binary Multiplier Designs using Reversible Logic Gates }, journal = { International Journal of Computer Applications }, year = { 2014 }, volume = { 105 }, number = { 9 }, pages = { 9-13 }, doi = { 10.5120/18403-9668 }, publisher = { Foundation of Computer Science (FCS), NY, USA } }
%0 Journal Article %D 2014 %A Naman Sharma %A Upanshu Saraswat %A Rajat Sachdeva %T Novel High Speed Low Power Binary Multiplier Designs using Reversible Logic Gates%T %J International Journal of Computer Applications %V 105 %N 9 %P 9-13 %R 10.5120/18403-9668 %I Foundation of Computer Science (FCS), NY, USA
Reversible logic is highly useful in nanotechnology, low power design and quantum computing. The paper proposes efficient MOS implementation for the basic reversible gates namely, Feynman, Toffoli, and Peres gates and employs the proposed circuits in the reversible binary multiplier design. It also juxtaposes the three proposed architectures to compare their properties and hence propose the most optimized form of the aforementioned multipliers.