CFP last date
20 May 2024
Call for Paper
June Edition
IJCA solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 20 May 2024

Submit your paper
Know more
The week's pick
Responsive image
Enhancing Privacy Preservation: Multi-Attribute Protection with P-Sensitive K-Anonymity

Twinkle Patel Kiran Amin
Random Articles
Reseach Article

Modeling and Design of Delta-Sigma Analog-To-Digital Converter In 0.18 �M CMOS Process for Audio Applications

Published on None 2011 by Neetha John
journal_cover_thumbnail
International Conference on VLSI, Communication & Instrumentation
Foundation of Computer Science USA
ICVCI - Number 7
None 2011
Authors: Neetha John
32d36fa2-117d-4757-ab54-6424759bcad9

Neetha John . Modeling and Design of Delta-Sigma Analog-To-Digital Converter In 0.18 �M CMOS Process for Audio Applications. International Conference on VLSI, Communication & Instrumentation. ICVCI, 7 (None 2011), 29-34.

@article{
author = { Neetha John },
title = { Modeling and Design of Delta-Sigma Analog-To-Digital Converter In 0.18 �M CMOS Process for Audio Applications },
journal = { International Conference on VLSI, Communication & Instrumentation },
issue_date = { None 2011 },
volume = { ICVCI },
number = { 7 },
month = { None },
year = { 2011 },
issn = 0975-8887,
pages = { 29-34 },
numpages = 6,
url = { /proceedings/icvci/number7/2678-1343/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on VLSI, Communication & Instrumentation
%A Neetha John
%T Modeling and Design of Delta-Sigma Analog-To-Digital Converter In 0.18 �M CMOS Process for Audio Applications
%J International Conference on VLSI, Communication & Instrumentation
%@ 0975-8887
%V ICVCI
%N 7
%P 29-34
%D 2011
%I International Journal of Computer Applications
Abstract

In this work, the modeling and design of a 10 bit first order delta-sigma analog-to-digital converter in 0.18 μm CMOS process for audio applications will be described. The peak signal-to-noise ratio (SNR) simulated using Matlab program for a 1 KHz sine wave is 78 dB which corresponds to a resolution of 12 bits. The design and analysis of delta-sigma adc was done in the Cadence® custom IC design tool. The transistor level implementation of delta-sigma ADC was done in Cadence.

References
  1. Jarman, D.1995. Intersil Application Notes : A Brief Introduction to Sigma Delta Conversion.
  2. Candy, J.,C.1985. “A use of double integration in Sigma Delta Modulation”, IEEE Trans. on Communications, Vol.COM-33, No.3, pp.249-248.
  3. Boser,B.,E.1988. ”The design of Sigma Delta Modulation Analog-to-Digital converters”, IEEE Journal of Solid State Circuits, Vol.23, No.6.
  4. Boser,B.,E.1988. ”Simulating and Testing Oversampled Analog to Digital Converters”, IEEE transactions on Computer Aided Design, Vol.7, No.6.
  5. Park,S.1990.Motorola Digital Signal Processors – Principles of Sigma Delta Modulation for Analog to Digital Converters, Motorola Users Manual.
  6. Technical Notes:2008.“An Introduction to Sigma Delta Converters”, www.beis.de/Elektronik/DeltaSigma/DeltaSigma.html.
  7. Norsworthy, Schreier and Temes, 1997.” Delta- Sigma Data Converters Theory, Design and Simulation”, IEEE Press.
  8. Allen, P.,E.,and Holberg,D.,R.2003. ”CMOS Analog Circuit Design”, Second Edition, Oxford University Press, 2003.
  9. Gray,P.,R.,and Meyer, R.,G,2001.“Analysis and Design of Analog Integrated Circuits”, Fourth Edition, John Wiley & Sons, Inc.
  10. Razavi, B. 2002, “Design of Analog CMOS Integrated Circuits”, Tata McGraw-Hill Edition.
  11. Maxim application note 1870, 2003. “Demystifying sigma delta adcs”, http://pdfserv.maximic.com/en/an/AN1870.pdf.
  12. Schreier, R.,and Temes, G.,C.2004. “Understanding Delta Sigma Data Converters”, IEEE Press, John Wiley & Sons Inc.
  13. Baker, R., J.2008. ”Cmos Circuit Design, Layout and Simulation”, Second Edition, IEEE Press, John Wiley & Sons, Inc.
  14. Issac, H.1999. “A 70 MHz CMOS Band-pass Sigma-Delta Analog-to-Digital Converter for Wireless Receivers”, PhD Thesis, The Hong Kong University.
  15. Nathany, S., K. 2006. “Design of a 14 bit fully differential discrete time delta sigma modulator”, M.Science Thesis, Rochester Institute of Technology.
  16. Black,B.1999.“Analog-to-Digital Converter Architectures and Choices for System Design”, http://www.analog.com/library/analogDialogue/archives/33-08/adc/.
  17. Schaumann, R., and Valkenburg,M.,E.2005. “Design of Analog Filters”, Oxford University Press, ISBN 0-19-568087-1.
Index Terms

Computer Science
Information Sciences

Keywords

Delta-sigma ADC Oversampling Noise shaping Signal to noise ratio common mode feedback